Files
phaten-audio/en/docs/dev_doc/hifi_audio/a316_1926v1/RTL8711model.md

120 lines
3.2 KiB
Markdown
Raw Normal View History

2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
# RTL8711DCM Module Design Guide
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
### 1. Wireless Audio Module Control Introduction
(1) Wireless 2.1 Audio Module Control Diagram
![Image](../../assets/images/speaker/11-08/model/m-1.PNG)
(2) Wireless 5.1 Audio Module Control Diagram
![Image](../../assets/images/speaker/11-08/model/m-2.PNG)
(3) Wireless 7.1.2 Audio Module Control Diagram
![Image](../../assets/images/speaker/11-08/model/m-3.PNG)
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
### 2. RTL8711DCM Module PIN Diagram
![Image](../../assets/images/speaker/11-08/model/m-4.PNG)
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
### 3. RTL8711DCM Module Hardware Circuit Control Diagram
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
#### (1) RTL8711DCM Module (TX) **I2S Hardware Control Diagram**
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
![Image](../../assets/images/speaker/11-08/model/m-5.png)
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
##### 1) DSP and RTL8711DCM Module (TX) Stereo I2S Wiring Instructions
2025-05-14 15:25:41 +08:00
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Slave:
I2S_BCLK, I2S_LRCLK, I2S_DATA0, I2S_DATA1, GND
2025-05-14 15:25:41 +08:00
```
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Master:
I2S_MCLK, I2S_BCLK, I2S_LRCLK, I2S_DATA0, I2S_DATA1, GND
2025-05-14 15:25:41 +08:00
```
2025-12-31 18:12:27 +08:00
##### 2) DSP and RTL8711DCM Module (TX) 5.1 Channel I2S Wiring Instructions
2025-05-14 15:25:41 +08:00
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Slave:
I2S_BCLK, I2S_LRCLK, I2S_DATA0, I2S_DATA1, I2S_DATA2, GND
2025-05-14 15:25:41 +08:00
```
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Master:
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
I2S_MCLK, I2S_BCLK, I2S_LRCLK, I2S_DATA0, I2S_DATA1, I2S_DATA2, GND
2025-05-14 15:25:41 +08:00
```
2025-12-31 18:12:27 +08:00
##### 3) DSP and Wireless Audio RTL8711DCM Module (TX) 7.1.2 Channel I2S Wiring Instructions
2025-05-14 15:25:41 +08:00
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Slave:
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
I2S_BCLK, I2S_LRCLK, I2S_DATA0, I2S_DATA1, I2S_DATA2, I2S_DATA3,
I2S_EX_LRCLK, I2S_EX_BCLK, I2S_EX_DATA0, GND
2025-05-14 15:25:41 +08:00
```
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Master:
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
I2S_MCLK, I2S_BCLK, I2S_LRCLK, I2S_DATA0, I2S_DATA1, I2S_DATA2, I2S_DATA3,
I2S_EX_LRCLK, I2S_EX_BCLK, I2S_EX_DATA0, GND
2025-05-14 15:25:41 +08:00
```
2025-12-31 18:12:27 +08:00
#### (2) RTL8711DCM Module (TX) Hardware **TDM Control Diagram**
![Image](../../assets/images/speaker/11-08/model/m-tdm.png)
##### 1) DSP and RTL8711DCM Module (TX) Stereo I2S Wiring Instructions
2025-05-14 15:25:41 +08:00
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Slave:
I2S_BCLK, I2S_LRCLK, I2S_DATA0, GND
2025-05-14 15:25:41 +08:00
```
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Master:
I2S_MCLK, I2S_BCLK, I2S_LRCLK, I2S_DATA0, GND
2025-05-14 15:25:41 +08:00
```
2025-12-31 18:12:27 +08:00
##### 2) DSP and RTL8711DCM Module (TX) 5.1 Channel I2S Wiring Instructions
2025-05-14 15:25:41 +08:00
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Slave:
I2S_BCLK, I2S_LRCLK, I2S_DATA0, GND
2025-05-14 15:25:41 +08:00
```
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Master:
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
I2S_MCLK, I2S_BCLK, I2S_LRCLK, I2S_DATA0, GND
2025-05-14 15:25:41 +08:00
```
2025-12-31 18:12:27 +08:00
##### 3) DSP and Wireless Audio RTL8711DCM Module (TX) 7.1.2 Channel I2S Wiring Instructions
2025-05-14 15:25:41 +08:00
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Slave:
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
I2S_BCLK, I2S_LRCLK, I2S_DATA0, I2S_EX_LRCLK,
I2S_EX_BCLK, I2S_EX_DATA0, GND
2025-05-14 15:25:41 +08:00
```
```note
2025-12-31 18:12:27 +08:00
I2S signal lines required when DSP operates as Master:
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
I2S_MCLK, I2S_BCLK, I2S_LRCLK, I2S_DATA0,
I2S_EX_LRCLK, I2S_EX_BCLK, I2S_EX_DATA0, GND
2025-05-14 15:25:41 +08:00
```
2025-12-31 18:12:27 +08:00
[//]: # (#### (3) RTL8711DCM Module (TX) Hardware **uart Control Diagram**)
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
[//]: # (![Image](../../assets/images/speaker/11-08/model/m-uart.png))
2025-05-14 15:25:41 +08:00
2025-12-31 18:12:27 +08:00
#### (3) RTL8711DCM Module (RX) Hardware Control Diagram
![Image](../../assets/images/speaker/11-08/model/m-6.png)
2025-05-14 15:25:41 +08:00